



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/607,819	06/27/2003	Rajesh Kota	NWISP046	8385
22434	7590	01/17/2008	EXAMINER	
BEYER WEAVER LLP			NASH, LASHANYA RENEE	
P.O. BOX 70250			ART UNIT	PAPER NUMBER
OAKLAND, CA 94612-0250			2153	
			MAIL DATE	DELIVERY MODE
			01/17/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	10/607,819	KOTA ET AL.
	<b>Examiner</b>	<b>Art Unit</b>
	LaShanya R. Nash	2153

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 13 November 2007.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-31 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____	6) <input type="checkbox"/> Other: _____

## DETAILED ACTION

This Office action is in response to the amendment filed 13 November 2007. Claims 1-31 are presented for further consideration. Claims 1, 12, and 23 are currently amended.

### ***Response to Arguments***

Applicant's arguments (i.e. the cited prior art does not teach the features of claim 12, at least because Self and Kelly do not teach asserting the reset signal and establishing, after the reset signal, a link layer protocol on a connection between the first and second interconnection controllers) with respect to claim 12 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of previously cited art, Dervin et al. (US Patent 6,952,766) as set forth below in the Office action.

Applicant's remaining arguments filed 13 November 2007 have been fully considered but they are not persuasive.

In considering Applicant's arguments the following remarks are noted:

(I)     Applicant contends that the combination of Self and Booth does not teach claim 1, at least because Self and Booth do not teach disabling the second cluster in the manner described in claim 1.

(II) Applicant contends that the combination of Self and Booth does not teach claim 1, at least because Self does not teach point-to-point connection between processors.

(III) Applicant contends that a person having ordinary skill in the art would lack the motivation to use Booth to modify the invention of Self in the manner suggested in the Office action.

In considering (I), Applicant contends that the combination of Self and Booth does not teach claim 1, at least because Self and Booth do not teach disabling the second cluster in the manner described in claim 1. Examiner respectfully disagrees. Applicant further suggests that Self nor Booth disclose "disabling", as Applicant contends there was not "a single instance of the terms "disable", "disconnect", "remove" or derivatives of such terms", in the references. However, Examiner asserts that Booth expressly discloses disabling auto-polling for links, "...auto-polling feature is disabled" (column 19, lines 45-50) and "In this manner, auto-polling is disabled..." (column 20, lines 40-45). Therefore, Examiner asserts that Applicants assertions are erroneous. Furthermore, Examiner evidences that the combination of Self and Booth in fact teach the disabling a second cluster as recited in amended limitations of claim 1, as set forth in the rejection below.

In considering (II), Applicant contends that the combination of Self and Booth does not teach claim 1, at least because Self does not teach point-to-point connection.

between processors. Examiner respectfully disagrees. Examiner asserts that Self discloses that processors (Figure 12a-items 1201&1202) within a cluster are connected via a point-to-point communication interface (Figure 12a-1250) employing point-to-point communication links (Figure 12a-items 1203&1204). Subsequently, the point-to-point communication interface facilitates direct communication between the aforementioned processors. Therefore, it is evident that the cluster configuration (Figure 12a) implements a point-to-point communications scheme between a plurality of processors (column 10, lines 25-52). Furthermore, Self discloses that the interconnection between components (i.e. processors) within the cluster, or a micro-cluster, diagrammed in Figure 17 are point-to-point (column 14, lines 3- 10). Self also discloses that similarly, in a complex network, the processors within a cluster (Figure 18-items 1812&1813), or any of the processors of other clusters in the network communicate via the routers, which provides all necessary point-to-point interconnects (column 14, lines 11-19). Therefore, it is evident that Self teaches bi-directional communication in a network implemented via point-to-point communication schemes between networked processors (i.e. processors within a cluster and processors external to a cluster), which are facilitated by a point-to-point interfaces (e.g. Figure 18-items 1811, 1801). Therefore, Examiner asserts that Self teaches point-to-point connection between processors.

In considering (III), Applicant contends that a person having ordinary skill in the art would lack the motivation to use Booth to modify the invention of Self in the manner suggested in the Office action. Examiner respectfully disagrees. In response to

Applicant's argument that there is no suggestion to combine the references, the Examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Applicant suggests that Booth teaches a polling mechanism that is employed within a single network interface card. However, Examiner asserts that Booth also explicitly recites, "although the auto-polling process described above was described as part of a network interface card, this process may be utilized in any device...", (column 21, lines 17-20), and further discloses the devices that may be utilized to employ the polling as "various types of network devices...routers...", (column 9, lines 48). This implies that the auto-polling process of Booth is not limited to a master-slave based implementation of a network interface card, as suggested by Applicant. Therefore, it is evidenced that there is suggestion within the references themselves to modify the router/memory controller as disclosed in the architecture of Self, with the auto-polling process and unit as taught by Booth. Furthermore, Examiner asserts that one of ordinary skill in the art at the time of the invention, would be motivated to accordingly modify the system of Self with enabled/disabled polling so as to provide link monitoring for establishing communication links, while advantageously freeing up CPU bandwidth (i.e. disabling), (Booth; column 6, lines 30-40).

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claims 1-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Self et al. (US Patent 5,623,644) in view of Booth (US Patent 6,065,073), hereinafter referred to as Self and Booth.**

In reference to claim 1, Self discloses a point-to-point communication apparatus (abstract). Self further discloses:

- A computer system (Figures 17-18), comprising:
- A first cluster (i.e. micro-cluster; Figure 18-item 1850; column 14, lines 1-14) including a first processor and a second processor of a plurality of processors (Figure 18-items 1812-1813) wherein the first processor is connected to the second processor through a point to point link (Figure 12a-processor 1201 and processor 1202 link to point-to-point interface 1205; column 10, lines 25-52 ), and the first processor is connected to the first interconnection controller (i.e. router/memory controller; Figure 18-item 1811) through a point to point link (Figure 18-arrow from processor 1812 to router 1811) and the second processor is connected to the first

interconnection controller through a point to point link (Figure 18-arrow from processor 1813 to router 1811), (i.e. point-to-point interconnection; column 14, lines 3-19);

- A second cluster (Figure 18-item 1851) including a second plurality of processors (Figure 18-processors for cluster 1851) and a second interconnection controller (Figure 18-router/memory controller), the second plurality of processors and the second interconnection controller in communication using a point-to-point architecture (column 10, lines 35-52; column 14, lines 10-26); and
- Flushing caches associated with the second cluster, (column 11, lines 23-28).

However, the reference fails to teach wherein disabling the second cluster comprises disabling polling for a link from the first interconnection controller to the second interconnection controller. Nonetheless, enabling and disabling polling was a well-known feature in the art, at the time of the invention, as further evidenced by Booth. Therefore, it would have been obvious for one of ordinary skill in the art to accordingly modify the features of Self.

In an analogous art, Booth discloses polling for network link (abstract). Booth further discloses wherein disabling the second cluster (i.e. interrupt signal is asserted; column 20, lines 43-45) comprises disabling polling for a link from the first interconnection controller to the second interconnection controller (column 19, line 45-

50; column 20, line 55-column 21, line 6). One of ordinary skill in the art at the time of the invention, would be motivated to accordingly modify the system of Self with enabled/disabled polling so as to provide link monitoring for establishing communication links, while advantageously freeing up CPU bandwidth (i.e. disabling), (Booth; column 6, lines 30-40).

In reference to claim 2, Self shows the first cluster of processors and the second clusters of processors share a single virtual address space (column 11, lines 46-column 12, line 8).

In reference to claim 3, Booth shows wherein the first interconnection controller includes a physical layer enable indicator (column 13, lines 63-column 14, line 8).

In reference to claim 4, Self shows wherein the first interconnection controller includes a fence indicator configurable to prevent the transmission of logical packets between the first interconnection controller and the second interconnection controller (column 14, lines 27-49).

In reference to claim 5, Self shows wherein the first interconnection controller includes a re-initialization indicator configurable to direct the first interconnection controller to reinitialize the link (column 8, lines 28-38; column 9, lines 15-27).

In reference to claim 6, Self shows wherein re-initialization comprises having a transmitter associated with the first interconnection controller send training sequence to the second interconnection controller (column 8, lines 28-38; column 9, lines 15-27).

In reference to claim 7, Booth shows wherein the transmitter sends the training sequence when the polling active state is set (column 20, line 55-column 21, line 6).

In reference to claim 8, Booth shows wherein the transmitter does not sent the training sequence when the polling sleep state is set (column 20, line 55-column 21, line 6).

In reference to claim 9, Self shows wherein re-initialization comprises having a associated with the first interconnection controller send an initialization sequence to the second interconnection controller (column 14, lines 10-26).

In reference to claim 10, Self shows wherein the first interconnection controller includes a plurality of cluster ID indicators operable to hold values identifying remote clusters of processors (column 14, lines 11-26).

In reference to claim 11, Self shows wherein the first interconnection controller includes, fence, re-initialization and cluster ID bits (column 11, lines 46-column 12, line 8; column 11, lines 46-column 12, line 8) and Booth shows configuration space registers comprising physical layer enable (column 13, lines 63-column 14, line 8).

**Claims 12-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Self et al. (US Patent 5,623,644) in view of and Kelly et al. (US Patent 5,379,440) and Booth (US Patent 6,065,073) and Dervin et al (US Patent 6,952,766), hereinafter referred to as Self , Kelly, Booth and Dervin.**

In reference to claim 12 and 23, Self discloses a point-to-point communication method and point-to-point apparatus communication (abstract), Self further discloses:

- A method for introducing a cluster of processors the method comprising:
  - Configuring a first interconnection controller (i.e. memory controller/router; Figure 18-item 1811) in a first cluster (Figure 18-item 1850) including a first plurality of processors (Figure 17-items 1711,1713; Figure 18-items 1812,1813) in communication using a point-to-point architecture (i.e. point-to-point interconnection; column 10, lines 35-52; column 14, lines 10-14);
  - A second cluster (Figure 18-item 1853) including a second plurality of processors (Figure 18-processors in 1853) in communication using a point-to-point architecture (i.e. point-to-point interconnection; column 14, lines 10-14).

However, the reference fails to show the establishing a link layer protocol on a connection between the first and second interconnection controllers. Nonetheless, this limitation would have been an obvious modification to the method as disclosed by Self, for one of ordinary skill in the art at the time of the invention, as further evidenced by Kelly.

In an analogous art, Kelly discloses clustered processing elements (abstract). Kelly further discloses establishing a link layer protocol on a connection between the first and second interconnection controllers, (column 6, lines 20-42). One of ordinary skill

in the art at the time of the invention would have been so motivated to accordingly modify the method of Self, so as to establish communications between network elements in the cluster with link and protocol with high bandwidth, (Kelly column 6, lines 21-22). However, the references fail to disclose polling for the presence of a second interconnection controller. Nonetheless, enabling and disabling polling was a well-known feature in the art, at the time of the invention, as further evidenced by Booth. Therefore, it would have been obvious for one of ordinary skill in the art to accordingly modify the features of Self and Kelly.

In an analogous art, Booth discloses polling for network link (abstract). Booth further discloses polling for a link to a second interconnection controller (column 20, line 55-column 21, line 6). One of ordinary skill in the art at the time of the invention, would be motivated to according modify the system of Self with enabled/disabled polling so as to provide link monitoring for establishing communication links, while advantageously freeing up CPU bandwidth (i.e. disabling), (Booth; column 6, lines 30-40). The references fail to show asserting a reset signal; and establishing, after asserting the signal, a link layer protocol on a connection between the first and second interconnection controllers. Nonetheless, this was a well-known feature in the art as disclosed by Dervin.

In an analogous art, Dervin discloses a method for automated node restart in clustered computing systems. Dervin further teaches asserting a reset signal (i.e. restart) and establishing, after asserting the signal, a link layer protocol on a connection

(column 5, lines 34-48; column 7, lines 4-column 8, line 12; column 9, lines 7-18). One of ordinary skill in the art would have been so motivated to accordingly modify the method of Self, Kelly and Booth so as to automate the process of detecting and initiating the restart of polled clusters thereby increasing availability and reducing operator intervention (Dervin column 2, lines 58-62).

In reference to claims 13 and 24, Booth discloses wherein polling is performed continuously (column 20, line 55-column 21, line 6).

In reference to claims 14 and 25, Booth shows wherein the first interconnection controller includes a physical layer enable indicator (column 13, lines 63-column 14, line 8).

In reference to claims 15 and 26, Self shows wherein the first interconnection controller includes a fence indicator configurable to prevent the transmission of logical packets between the first interconnection controller and the second interconnection controller (column 14, lines 27-49).

In reference to claim s 16 and 27, Self shows wherein the first interconnection controller includes a reinitialization indicator configurable to direct the first interconnection controller to reinitialize the link (column 8, lines 28-38; column 9, lines 15-27).

In reference to claims 17 and 28, Self shows wherein reinitialization comprises having a transmitter associated with the first interconnection controller send training sequence to the second interconnection controller (column 8, lines 28-38; column 9, lines 15-27).

In reference to claims 18 and 29, Booth shows wherein the transmitter sends the training sequence when the polling active state is set (column 20, line 55-column 21, line 6).

In reference to claims 19 and 30, Booth shows wherein the transmitter does not sent the training sequence when the polling sleep state is set (column 20, line 55-column 21, line 6).

In reference to claims 20 and 31, Self shows wherein reinitialization comprises having a transmitter associated with the first interconnection controller send an initialization sequence to the second interconnection controller (column 14, lines 10-26).

In reference to claim 21, Self shows wherein the first interconnection controller includes a plurality of cluster ID indicators operable to hold values identifying remote clusters of processors (column 14, lines 11-26).

In reference to claim 22, Self shows wherein the first interconnection controller includes, fence, reinitialization and cluster ID bits (column 11, lines 46-column 12, line 8; column 11, lines 46-column 12, line 8) and Booth shows configuration space registers comprising physical layer enable (column 13, lines 63-column 14, line 8).

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LaShanya R. Nash whose telephone number is (571)272-3957. The examiner can normally be reached on 9am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Glenton Burgess can be reached on (571) 272-3949. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

LaShanya Nash  
AU 2153  
January 10, 2008



GLENTON B. BURGESS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100